

IN THE CLAIMS:

1. - 12 (Canceled)

1 13. (previously presented) An integrated circuit structure comprising a
2 vertical transistor comprising:

3 a semiconductor wafer having a layer of SiGe alloy above a bulk
4 semiconductor substrate;

5 said wafer having a trench etched through the layer of SiGe into the bulk
6 substrate;

7 an isolating collar formed within the trench;

8 a lower contact for the vertical transistor formed above the isolating collar,
9 the lower contact being in contact with a portion of the SiGe layer above
10 the isolating collar;

11 a vertical body layer of strained silicon formed on an exposed vertical
12 surface of the SiGe layer within the trench, said exposed vertical surface
13 being recessed transversely from an original trench width, and extending
14 upward substantially at said original trench width from the top surface of
15 the lower contact, whereby the layer of silicon is strained;

16 a gate dielectric layer formed on an exposed vertical surface of the silicon
17 body layer within the trench, thereby isolating the body layer from the
18 trench interior;
19 a gate electrode formed within the trench and separated from the body
20 layer of silicon by the gate dielectric layer; and
21 an upper electrode of the transistor formed in contact with the body layer
22 of silicon, thereby establishing a path for conducting carriers from said
23 lower contact to said upper contact through said vertical body layer.

1 14. (original) A structure according to claim 13, in which said SiGe
2 layer is a fully relaxed layer separated from a silicon bulk substrate by a
3 buffer layer of SiGe.

1 15. (original) A structure according to claim 13, in which said body
2 layer of silicon is formed under an overhang of a pad dielectric and
3 extending out into said trench to said original trench width;
4 further comprising a portion of said gate electrode extending up to a wafer
5 surface thereby leaving a central gate electrode of width less than said
6 original trench width, said central gate electrode having at least one
7 aperture adjacent thereto that extends outward to said original trench width
8 and down to make contact with said upper electrode; and

9 dielectric filling said aperture adjacent to said central gate electrode to
10 isolate said central gate electrode.

1 16. (original) A structure according to claim 15, further comprising
2 a gate contact formed on said central gate electrode, capped by a gate
3 contact cap and bracketed by gate contact sidewalls; and
4 an aperture for a drain contact formed adjacent to one of said gate contact
5 sidewalls, said aperture being located transversely with respect to said
6 central gate electrode to make contact with said vertical body layer and
7 with said drain.

1 17. (original) A structure according to claim 14, in which said body
2 layer of silicon is formed under an overhang of a pad dielectric and
3 extending out into said trench to said original trench width;
4 further comprising a portion of said gate electrode extending up to a wafer
5 surface thereby leaving a central gate electrode of width less than said
6 original trench width, said central gate electrode having at least one
7 aperture adjacent thereto that extends outward to said original trench width
8 and down to make contact with said upper electrode; and
9 dielectric filling said aperture adjacent to said central gate electrode to
10 isolate said central gate electrode.

1 18. (original) A structure according to claim 17, further comprising
2 a gate contact formed on said central gate electrode, capped by a gate
3 contact cap and bracketed by gate contact sidewalls; and
4 an aperture for a drain contact formed adjacent to one of said gate contact
5 sidewalls, said aperture being located transversely with respect to said
6 central gate electrode to make contact with said vertical body layer and
7 with said drain.

1 19. (Previously presented) An integrated circuit containing at least
2 one DRAM cell having a vertical transistor comprising:
3 a wafer having a layer of SiGe alloy above a bulk semiconductor substrate;
4 a trench having an original trench width extending down through the layer
5 of SiGe into the bulk substrate;
6 a capacitor formed within a lower portion of said trench;
7 an isolating collar formed within said trench above said capacitor;
8 a lower contact for the vertical transistor formed above said isolating
9 collar, said lower contact being in contact with a portion of the SiGe layer
10 above the isolating collar;

11 an isolating layer formed within the trench overlapping vertically the lower
12 contact, thereby separating said capacitor from an upper portion of said trench;
13 a vertical body layer of strained silicon disposed on an exposed vertical
14 surface of said SiGe layer within the trench, said exposed vertical surface
15 being recessed transversely from an original trench width, and extending
16 upward substantially at said original trench width from the top surface of
17 the isolating layer, whereby said body layer of silicon is strained;
18 a gate dielectric formed on an exposed vertical surface of said silicon body
19 layer within the trench, thereby isolating said silicon body layer from the
20 trench interior;
21 a gate electrode formed within the trench and separated from said body
22 layer of silicon by said gate dielectric layer; and
23 an upper electrode of a FET transistor in contact with said body layer of
24 silicon, thereby establishing a path for electrons from said lower contact to
25 said upper contact through said vertical body layer.

1 20. (Currently amended) A ~~structure~~ circuit according to claim 19, in
2 which said SiGe layer is a fully relaxed layer separated from a silicon bulk
3 substrate by a buffer layer of SiGe.

1 21. (New) A circuit according to claim 19, in which said body layer
2 of silicon is formed under an overhang of a pad dielectric and extending
3 out into said trench to said original trench width;
4 further comprising a portion of said gate electrode extending up to a wafer
5 surface thereby leaving a central gate electrode of width less than said
6 original trench width, said central gate electrode having at least one
7 aperture adjacent thereto that extends outward to said original trench width
8 and down to make contact with said upper electrode; and
9 dielectric filling said aperture adjacent to said central gate electrode to
10 isolate said central gate electrode.

1 22. (New) A circuit according to claim 21, further comprising a gate
2 contact formed on said central gate electrode, capped by a gate contact cap
3 and bracketed by gate contact sidewalls; and
4 an aperture for a drain contact formed adjacent to one of said gate contact
5 sidewalls, said aperture being located transversely with respect to said
6 central gate electrode to make contact with said vertical body layer and
7 with said drain.

1 23. (New) A circuit according to claim 20, in which said body layer
2 of silicon is formed under an overhang of a pad dielectric and extending
3 out into said trench to said original trench width;
4 further comprising a portion of said gate electrode extending up to a wafer
5 surface thereby leaving a central gate electrode of width less than said
6 original trench width, said central gate electrode having at least one
7 aperture adjacent thereto that extends outward to said original trench width
8 and down to make contact with said upper electrode; and
9 dielectric filling said aperture adjacent to said central gate electrode to
10 isolate said central gate electrode.

1 24. (New) A circuit according to claim 23, further comprising a gate
2 contact formed on said central gate electrode, capped by a gate contact cap
3 and bracketed by gate contact sidewalls; and
4 an aperture for a drain contact formed adjacent to one of said gate contact
5 sidewalls, said aperture being located transversely with respect to said
6 central gate electrode to make contact with said vertical body layer and
7 with said drain.

1 25. (New) A circuit according to claim 19, in which said at least one
2 DRAM cell comprises an array of DRAM cells.

1 26. (New) A circuit according to claim 25, in which said circuit
2 comprises a dynamic random access memory having an array of DRAM
3 cells.